Low temperature (≤ 600°C) polycrystalline silicon nanowires field effect transistors have been developed following a top down approach and classical photolithography techniques. N channel transistors have been tested with a single top-gate, bottom-gate and gate-all-around architecture in order to compare their electrical performances in relation to the interface state density. Analysis shows that surrounding gate enables control of parameters such as on-current, subthreshold slope and threshold voltage and offer potential further applications.
Introduction
As integrating smaller sized high performance electronic devices has become a key point over the past decades, innovative transistor designs have emerged. Chip-to-wafer density has to remain high to be competitive so size reduction is still a burning issue and non-planar devices are part of these brand new products. As a consequence, multigate field effect transistors (FET) have been developed [1] . Dual Gate (DG) [2] , tri-gate [3] , FinFET [4] and Gate-All-Around (GAA) FET [5] [6] [7] are the main structures, based on various materials, described in literature and available on the market. In such new gate architecture passing from 2D to 3D, silicon nanowires (SiNWs) FETs seem to be one of the most attractive choices. They enable to avoid problems due to short channel effect such as threshold voltage (V TH ) "roll-off" [8] or drain induced barrier lowering (DIBL) [9] .
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More precisely, surrounding-gate transistors where the gate circles the nanowire channel allow a better electrostatic gate control. SiNWs can be prepared by a bottom-up method like layer by layer self-assembly [10] , vapor-liquid-solid growth techniques [11] , plasma-enhanced chemical vapor deposition (PECVD) [12] or using matrix template [13] . Nevertheless, the silicon nanowire growth process for device integration remains difficult as their size and positioning cannot always be perfectly controlled. In addition, SiNWs need to be selectively collected and handled in a planar layout. Most recent methods such as roll-to-roll technique enable SiNWs printing in order to obtain desired shapes and structures [14] .
Top-down approach favors patterning architectures in a planar layout, most of the SiNWs are patterned on silicon-on-insulator substrates (SOI) by etching the first silicon layer down to buried oxide [15] because it provides best electrical performances for SiNW based FETs but the main drawback remains the high cost of these substrates. Several nano patterning techniques such as e-beam [16] , atomic force microscopy [17] or deep-UV [18] were developed to achieve SiNWs. These high cost fabrication methods are not compatible with mass production. However, polycrystalline silicon SiNWs (poly-SiNWs) synthesis using sidewall spacer top down method [19] [20] [21] seems to be a lower cost alternative, fully compatible with planar complementary metal oxide semiconductor (CMOS) silicon technology.
Moreover, SiNWs FETs have nowadays attracted a lot of attention for the development of mechanical [22] , biological [23] or chemical [24] sensors. In the latter two cases, SiNWs are used as sensitive units to detect charged chemical species, responsible for variation of the channel conductance. In particular, top-gate and backgate transistors based on poly-SiNWs made by the spacer method showed to be good candidates to gas (ammonia) detection [25] , pH sensing [26] and DNA hybridization [27] .
GAA FETs are mainly known for enabling full channel depletion [6] so as to improve subthreshold slope (SS) and having low threshold voltage for identical subthreshold leakage current [28] . In addition, using double-gate devices proved interesting in relation to circuit drift compensation [29] because it allows dynamically fixing the threshold voltage as the second gate is able to control electrostatic effects (e.g. drift problems in organic light emitting diode (OLED) displays [30] or sensors [31] ).
In this paper, we develop a low temperature (≤ 600°C) fabrication process of top-gate, bottom-gate and GAA FETs. SiNWs are made using the spacer method which is an original technique for GAA transistors fabrication.
Independent biasing of each gate allows a possible threshold voltage control of these bottom gate (BGT) and top gate transistors (TGT). In addition, electrical connection of both bottom and top gate electrodes allows the formation of a gate that surrounds the channel, creating GAA architecture. Electrical performances are analyzed
as a function of the density of state highlighting oxide/semiconducting nanowire interfaces difference in top and bottom gate configurations.
Experimental details
Poly-SiNWs FETs are fabricated using a 4 masks and a CMOS compatible fabrication process. N-type transistors with parallel poly-SiNWs channels are fabricated using the sidewall spacer method described below,
where the spacer at nano scale made of poly-Si constitutes the nanowire. The key nanowire fabrication steps are illustrated in Fig. 1 gate insulator layer is then deposited by APCVD and densified by a thermal annealing at 600°C. configurations respectively. In this case, using the spacer method to form SiNWs avoid using another photomasking step as it is not necessary to form source and drain regions. This technique enables self-alignment of gate. This key fabrication step enables formation of several nanowires and cost reduction of the process.
Thanks to the 500 patterned steps in the bottom gate, 1.000 nanowires are formed to allow a high current level in the transistor.
A second 70 nm thick SiO 2 gate insulator is then deposited by the APCVD technique and densified. Then, a 300 nm thick N-type heavily in-situ doped silicon layer is deposited and crystallized. This layer is then etched to form the transistor's top-gate as shown in Fig. 1(c) . Fig. 1 (d) presents a schematic and a SEM image of a cross section of the whole device in its final version.
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Polycrystalline SiNWs used as channel region are common for top and bottom gates transistors. In addition, both gates can be electrically tied to form a single surrounding gate, called Gate-All-Around (GAA) transistors.
Using spacer method to fabricate these transistors was not done before. Fig. 2 presents a SEM view of the device after this final stage of the fabrication process. Static electrical characteristics of the devices are collected at room temperature using an Agilent B1500A semiconductor parameter analyzer. The average width of SiNWs is 300 nm. The BGT and TGT show an N-type field effect transistor enhancement.
Results and Discussions

Electrical measurement of bottom and top-gate SiNWFETs
TGT exhibits higher electrical performances: a higher I ON /I OFF ratio and SS, and a lower V TH as previously reported [24] . These results are explained because quality of insulator/poly-SiNWs interface is better on the upper part of the nanowires than in the lower part. Indeed, for the BGT, channel region takes place in the seed layer of the poly-Si used to form nanowire with a higher defects density than the upper crystalline silicon nanowire surface. Thus, because the amorphous crystallization process begins at the SiO 2 /a-Si interface, the defect density (including grain boundaries) is higher in the lower part of the poly-Si layer (a few nanometers thick) constituting the nanowires (see Fig. 4 ). These grain morphology and defect densities of Si-poly layers deposited in the same conditions were previously revealed by Haji et al [32] using transmission electron microscopy (TEM) analysis. These observations will be confirmed by electrical measurements of the interface state density in the section 3.2. Consequently, such defects lead to a poor electrode/channel interface quality because of the parasitic contact resistances. It could be due to the non-linear behavior of drain current at low source-drain voltages output characteristics for BGT compared to TGT (Fig. 5) . Our measurements show a relative stability of the transistor for V GBot < 10 V. For higher V GBOT values the TGT's threshold voltage can be modulated (Fig. 7) . This V TH control can offer many potential applications for circuit drift compensation such as OLED displays or sensors. The counterpart of this dual-gate poly-SiNWs FET main advantage is degradation of SS parameters and I ON /I OFF ratio. Nevertheless, for a drift compensation for the previously mentioned applications, high electrical performances in terms of high subthreshold switching are not necessarily desired. 10(a)) shows an N-type enhancement and main electrical parameters are V TH = 13.4 V, SS = 2.3 V/dec and onstate current value similar to previous gate bias configuration of the device. We note that no rectifying behavior in the linear mode is observed as for BGT working mode ( Fig. 10(b) ). This means that bottom channel conduction does not dominate when bias is applied on the surrounding gate. The I ON /I OFF ratio is significantly higher than TGT's which may be due to a likely full depletion of charge carriers in the core of the poly-SiNWs in the GAA working mode (for 4V < V G < 7V). The surrounding gate improves TGT's performances in terms of switching ratio.
Electrical measurement of dual gate SiNWFETs
Electrical measurement of GAA SiNWFET
Density of states calculation
As mentioned previously, electrical properties of TGT, BGT and GAA transistor are strongly dependent on the interface and active layer qualities. In this way, we calculated density of states (DOS) in the poly-SiNWs based
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TGT and BGT. Such evaluations give information about quality of the material at the upper and the lower parts of the nanowires. As poly-Si is the active material, DOS estimation was done using the field-effect based Suzuki's incremental method [34] . Fig. 11 shows DOS values for these two transistors architectures. One can notice that BGT has a higher DOS than TGT. In particular, DOS is significantly higher (more than one decade)
for high levels into the bandgap (related to tail states). One can consider that DOS is closely linked to oxide/polycrystalline silicon interface state because the conduction channel is mainly formed at this interface, in first few nanometers of the nanowire. It confirms the lower interface quality at the bottom part of SiNWs compared to its upper part. In other words, the upper part of the nanowires is better quality than lower part, which was supposed in a previous study [35] . In addition, these results confirm that in the GAA configuration, channel could be formed preferably in the upper region of SiNWs and leading to similar electrical characteristics for TGT configuration.
Conclusion
Polycrystalline silicon nanowire based field effect transistor has been fabricated by low-cost classical CMOS techniques. This transistor enabled top-gate, bottom-gate, dual-gate or gate-all-around configurations testing.
The threshold voltage and subthreshold slope of top-gate transistor showed stability whereas the bottom-gate one was unsettled by contact resistances. In dual-gate configuration, properties show electrical stability for low positive bottom-gate biasing. Positive bottom-gate biasing induces formation of a bottom channel as defects participate to electrical conduction under some conditions which has been confirmed by simulation results.
These transistors require very high operating voltages due to poor interface and crystalline quality of the material. Density of states calculations seem to confirm this hypothesis. Such a study can be a method to analyse nanowires based devices. Nevertheless, low operating voltage is not a key requirement for sensing applications.
Further study on crystallization process of the polycrystalline silicon nanowire to reduce the crystal defect density could offer potential applications for low voltages electronic functions based on such transistors. In dualgate mode, transistor enables a V TH control thanks to the bottom-gate. Such a control can find application for sensors and OLED displays drift compensation. Gate-all-around architecture present characteristics related to top-gate configuration with better switching properties. In addition, as reported in previous works, poly-SiNWs based devices can be used for species detection, therefore the feasibility of such GAA structures and the
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potential effects of charged species on the SiNWs conductance in this configuration could benefit for the fabrication of high performance biochemical sensors. 
